


GA-78LMT-S2P


Revision : 3.12

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A, B
09	RS780 HT-LINK I/F
10	RS780 SYSTEM I/F,STRAP
11	RS780 POWER & GND
12	RTM880T-792-VB-GRT
13	ATI SB710 PCIE/PCI/CPU/LPC
14	ATI SB710 ACPI/USB/GPIO/AUDIO
15	ATI SB710 SATA/SPI/IDE/HWM
16	ATI SB710 POWER & GND
17	PCI EXPRESS x16 ,x1
18	PCI SLOT
19	LAN AR8151/8152
20	AUDIO VT1708S AUDIO JACK
21	RGB, COM, F_USB
22	IT8720 LPC IO ,Dual-BIOS, KB/MS
23	FAN/HWMO ,USB
24	ATX, FRONT PANEL
25	VCORE (PWMISL6324+6612A)

[illegible]


			
Title			
COVER SHEET			
Size	Document Number		Rev
Custom	GA-78LMT-S2P		3.12
Date	Monday, March 28, 2011	Sheet 1 of 28	

www.xinxunwei.com 400-800-9990
RS780L CUSTOMER DESKTOP DESIGN




L0_CADIN_L[0..15] 9
L0_CADIN_H[0..15] 9

L0_CADOUT_L[0..15] 9
L0_CADOUT_H[0..15] 9




Gigabyte Confidential
Do not Copy







CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT


VLDT_A = VCC12_HT
VLDT_B = HT12B






CPU-SK/941AM3/S/15U/10SC1-A01942-01B 10SC1-A01942-02B

-DQSB[0..8]	← -DQSB[0..8]	8
DQSB[0..8]	← DQSB[0..8]	8
MB_CK[0..7]	↔ MB_CK[0..7]	8
DMB[0..8]	↔ DMB[0..8]	8



				
Title				
CPU CONTROL				
Size	Document Number			Rev
Custom	GA-78LMT-S2P			3.12
Date:	Monday, March 28, 2011	Sheet	6 of	28






Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8

Note: for RX780, R217 (RX780_DFT_GPIO1) to 3K accordingly

Note: for RX780, change following pull-down resistor to 3K accordingly
R912 (RX780_DFT_GPIO5)


Note: for RX780, change following pull-down resistor to 3K accordingly
R913 (RX780_DFT_GPIO4)
R218 (RX780_DFT_GPIO3)
R911 (RX780_DFT_GPIO2)

Note: for RX780, change following pull-down resistor to 3K accordingly
R219 (RX780_DFT_GPIO0)



PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP33	+3.3V	NC	NC


GROUND



Please use 1mm pad size,
place all ELT test pads
on bottom side only


PART 5/6

POWER



GIGABYTE™

Title RS780 POWER & GND		
Size Custom	Document Number GA-78LMT-S2P	Rev 3.12
Date: Monday, March 28, 2011	Sheet 11	of 28



1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE


2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

NO. 0000 INPUT TABLE

NO. CLK/CLKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	


* the GFX_REFCLK input is required for all cases




watch dog --
RESTORE# 接 RESET


	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.










Size Custom	Document Number GA-78LMT-S2P	Rev 3.12
Date: Monday, March 28, 2011	Sheet 16 of 28	




EXP A TXP0	C1644	0.1U4X7R/16VK	EXP A TXP0C
EXP A TXP1	C1645	0.1U4X7R/16VK	EXP A TXM0C
EXP A TXP1	C1646	0.1U4X7R/16VK	EXP A TXP1C
EXP A TXP1	C1647	0.1U4X7R/16VK	EXP A TXM1C
EXP A TXP2	C1648	0.1U4X7R/16VK	EXP A TXM2C
EXP A TXN2	C1649	0.1U4X7R/16VK	EXP A TXM2C
EXP A TXP3	C1650	0.1U4X7R/16VK	EXP A TXP3C
EXP A TXN3	C1651	0.1U4X7R/16VK	EXP A TXM3C
EXP A TXP4	C1652	0.1U4X7R/16VK	EXP A TXP4C
EXP A TXM4	C1653	0.1U4X7R/16VK	EXP A TXM4C
EXP A TXP5	C1654	0.1u4X7R/16VK	EXP A TXP5C
EXP A TXN5	C1655	0.1U4X7R/16VK	EXP A TXM5C
EXP A TXP6	C1656	0.1U4X7R/16VK	EXP A TXP6C
EXP A TXN6	C1657	0.1U4X7R/16VK	EXP A TXM6C
EXP A TXP7	C1658	0.1U4X7R/16VK	EXP A TXP7C
EXP A TXN7	C1659	0.1U4X7R/16VK	EXP A TXM7C
EXP A TXP8	C1660	0.1U4X7R/16VK	EXP A TXP8C
EXP A TXN8	C1661	0.1U4X7R/16VK	EXP A TXM8C
EXP A TXP9	C1662	0.1U4X7R/16VK	EXP A TXP9C
EXP A TXN9	C1663	0.1U4X7R/16VK	EXP A TXM9C
EXP A TXP10	C1664	0.1U4X7R/16VK	EXP A TXP10C
EXP A TXN10	C1665	0.1U4X7R/16VK	EXP A TXM10C
EXP A TXP11	C1666	0.1U4X7R/16VK	EXP A TXP11C
EXP A TXN11	C1667	0.1U4X7R/16VK	EXP A TXM11C
EXP A TXP12	C1668	0.1U4X7R/16VK	EXP A TXP12C
EXP A TXN12	C1669	0.1U4X7R/16VK	EXP A TXM12C
EXP A TXP13	C1670	0.1U4X7R/16VK	EXP A TXP13C
EXP A TXN13	C1671	0.1U4X7R/16VK	EXP A TXM13C
EXP A TXP14	C1672	0.1U4X7R/16VK	EXP A TXP14C
EXP A TXN14	C1673	0.1U4X7R/16VK	EXP A TXM14C
EXP A TXP15	C1674	0.1U4X7R/16VK	EXP A TXP15C
EXP A TXN15	C1675	0.1U4X7R/16VK	EXP A TXM15C







PCIE-1G LAN





USB_LAN CONNECTOR


P35-152-19W9




USB_LAN CONNECTOR













USB_LAN








EC要靠近USB_PORT的FUSEVCC




GIGABYTE™			
Title REALTK RTL8111C/8101E			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	3.12	
Date:	Monday, March 28, 2011	Sheet	19 of 28








GIGABYTE™			
Title			
ITE 8720 LPC IO			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	3.12	
Date:	Monday, March 28, 2011	Sheet	22 of 28




IT8720GB Power On Strapping Options


Symbol	value	Description
JP1		
Pin 69		
JP2	1	Disable VID output pins
Pin 25	0	Enable VID output pins
JP3	1	Disabled.
Pin 27	0	Flash I/F Address Segment 1 is enabled
JP4	1	K8 power sequence disabled
Pin 29	0	K8 power sequence enabled
JP3 & JP5	11 Half Run	Default value of EC Index 15h/16h/17h is 40h
Pin 27 & Pin 77	10 No Run	Default value of EC Index 15h/16h/17h is 7Fh
	01 Full Run	Default value of EC Index 15h/16h/17h is 00h
	00 75% Run	Default value of EC Index 15h/16h/17h is 20h
JP5	1	Disable WDT to rest PWROK
Pin 77	0	Enable WDT to rest PWROK
JP6	1	Disable SVID Function
Pin 60	0	Enable SVID Function
JP7	1	Enable Dual BIOS Function for GigaByte Only
Pin 97	0	Disable Dual BIOS Function for GigaByte Only





Hardware Monitor circuits








SYSTEM FAN





CPU FAN








[illegible]












NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V



VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V



GIGABYTE™



$$0.6 \cdot (1 + 3K/1.43K) = 1.859V$$

DDR18V_OV1	DDR18V_OV2	DDR18V
L	X	1.90V
X	L	2.00V
L	L	2.10V

GIGABYTE™

Title			
DDRII POWER , VCC18			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	3.12	
Date:	Monday, March 28, 2011	Sheet	28 of 28